## CA9808C 4/8 Channel 1.0 ~ 30.0 Gb/s Pulse Pattern Generator and Error Detector

**Technical Specification V3.0** 

July, 2018





www.ucinstruments.com

## CA9808C 4/8 Channel 1.0 ~ 30.0 Gb/s Pulse Pattern Generator and Error Detector

## (Ver 3.00)

The UC INSTRUEMNTS CA9808C 4/8 Channel 1.0 ~ 30.0 Gb/s pulse pattern generator and error detector is a high performance, flexible and cost effective four channel Pulse Pattern Generator and Error Detector that can operate from 1.0 Gb/s to 30.0 Gb/s each Channel. 4/8 channel 30.0 Gb/s make it total up to over more than 120/240 Gb/s testing capacity. It is also a standalone Bit Error Rate test solution that incorporates an internal full rate clock synthesizer.

Its small size allows it to be placed close to the Device Under Test (DUT), it can also be placed further away using the TX driver pre and post emphasis controls features to compensate for cable and interconnect losses. It also has a non destructive, integrated eye outline capture feature along with a quick eye height and width measurement capability.

The CA9808C was designed to characterize high speed digital links during the engineering, manufacturing or installation phases of a project. Such applications could include the testing of IC's, optical components, transceivers, copper cables, back planes and interconnects. The CA9808C can be used for compliance testing of Ethernet, Fiber Channel, Data-com, Infiniband, PCIE, SONET and proprietary link standards.

#### **Features**

- Four channel NRZ PPG and ED
- 1.0 and 30.0 Gb/s
- Typical JRMS of 1 ps and JPP of 6 ps
- PRBS 2^7, 9, 15, 23, 31
- Eye monitor
- Internal clock synthesizer
- PPM offset control
- Adjustable clock output
- External clock input
- TX level 200 to 1100 mV PPDIFF
- Pre and Post cursor emphasis (6 dB)
- Cross-Point Adjustment (35 to 65%)
- TX squelch
- TX and RX polarity inversion
- Loss of signal indicator
- Programmable clock fixed pattern
- Burst error insertion
- USB 2.0 controlled
- API command set
- Stand alone configuration available
- Small size 235mm W×45mm H×310mmD

### Applications

- Multi-lane serial data channels signal integrity characteristic
- 100G/200G CFP2, CFP4, QSFP28 line cards
- Active Optical Cable (AOC), Direct Attach Cable (DAC)
- Electro-optical Transceiver Testing
- Design Validation Test (DVT) of Telecom / Data-com, Components, Modules and Systems
- High-Speed SerDes Testing & Characterization
- Installation and Maintenance Test of Network Equipment
- Testing of optical transceiver modules (SFP+, XFP, X2, Xenpak, XPAK), transponders, linecards, and subsystems
- Testing of opto-electronic components and devices (TOSA, ROSA, lasers, etc...)
- Testing of Gb/s ICs, PCBs, electronic modules, subsystems, and systems
- Serial bus and high-speed backplane design
- Installation testing and troubleshooting in optical transport networks
- Can be used forcompliance testing of Ethernet, Fiber Channel,

Infiniband, PCIE, SONET and proprietary link standards

### **Specification**

# **TX Specification**

Output Port Adaptor	2.92 mm Female	
Standard Output Channel		
Clock Frequency	0.5GHz - 17GHz	
High-speed Output Channel		
Clock Frequency	1.25GHz - 25GHz	
Standard NRZ OutputPattern		
Rate	1.0 Gbps – 30.0 Gbps	
High-speed NRZ Output		
Pattern Rate	2.5Gbps - 50Gbps	
PAM4 Output Rate	32 Gbps - 56 Gbps(16 Gbaud - 28 Gbaud)	
	50MHz to 400MHz, single Channel	
Reference Clock Input	600mV±200mV@50Ω	
Random Jitter	≤10mUI RMS,≤300fs@28Gbps	
Total Jitter	≤0.30UI	
(Duty-free ratio) DCD	≤0.02UI	
Deterministic Jitter	≤0.15UI	
Rise/Fall Time	<= 16ps(typ)	
Single Ended Output	20mV-550mV(Adjustable)	
Differential Out put	40mV-1100mV(Adjustable)	
Polarity Reversal	Support	
TEXQ Post-cursor 1	0-6dB 6 variable levels	
TEXQ Post-cursor 2	0-6dB 6 variable levels	
TEXQ Pre-cursor 1	0-6dB 6 variable levels	
Coupling	AC	
	Choose from 100 ohm or 85 ohm	
Impedance Output	difference	
	CLK, CLK_DIV2, CLK_DIV4, CLK_DIV8,	
Clock Pattern	CLKDIV_16, CLKDIV_32	
Random Pattern	PRBS7, PRBS9, PRBS15, PRBS23, PRBS31	
	JP03A, JP03B, Linearity, PRBS13,	
PAM4 Support Pattern	QPRBS13	
Customerized Pattern	64bit Customer Setting	
Output Rate		
DynamicallyAdjustable	Support	

# **RX Specification**

Input Port Adaptor	2.92 mm Female
Data Rate	1.0 Gbps – 30.0 Gbps
Input Code	NRZ

Maximum Differential Voltage			
Input	1.2V		
Input Sensitivity	40mV		
Impedance Input	100 ohm or 85 ohm		
	PRBS7, PRBS9, PRBS15, PRBS23, PRBS31		
Pattern Input	Error Detector		
Data Sampling Self-			
Calibration	Sampling Alignment Support		
Pattern Synchronization	Automatic		
	16 levels, automatic CTLE optimization		
Built-in CTLE	or manual mode		
	8 levels, automatic DFE optimization or		
Built-in DFE	manual mode		
Built-in CDR Input Rate	1.0 Gbps – 30.0 Gbps		
Maximum Idle Code Length			
Input	120bit running length		
	Supported, recovering 17 GHz half-		
CDR Clock Recovery Output	speed clock via 2 output PPG channel		
	Supported, recovering 34 Gbps full-		
CDR Data Recovery Output	speed data via 1 output PPG channel		

## BERT Specification

BERT Testing Function	Support. setting up waiting time or conditional bit error rate
BER Confidence	Supported
Eye Pattern Measurement	Eye Hight, eye width, Eye hight + Eye width, BER Contour
Bathtub Curve	Horizontal timing, vertical amplitude

#### Data rate

CA9808C can address all common standard speeds via selectable bit rates between 1.0 Gb to 30.0Gbps.

#### 33 Gbps NRZ Eye Diagram



Parameter	Data
RJ	257fs
TJ@BER1E-15	7.93ps
DJ	4.49ps
PJ	1.72ps
DDJ	2.39ps
DCD	373.8fs
Eye-Width	25.92ps
Eye-Height	747mV

25.78 Gbps NRZ Eye Diagram



Parameter	Data
Rj	299fs
TJ@BERIE-15	9.15ps
DJ	5.51ps
Pj	2.56ps
DDJ	2.77ps
DCD	578fs
Eye-Width	32.3ps
Eye-Height	727mV
I POARA MILA DAMINI L'AL	250 A. 27 TA

#### CA9808C Computer Control GUI

Port COM3 Connected   Connect Disconnect Re-initialize	Internal Clock	Ping/identify Login					
Connect Disconnect Re-initialize							
Clock Baud Bate Kb/s User Defined Clock Baud Bate Kb/s PPM Offs		Main Fixed TX Pattern EyeDiagram Eye Contour EEPROM					
	set (-999 to 999) Trigger Frequency 1	Frigger Amplitude					
28 , 000 , 000 🗸 Set	Set Offset Divide by 64 v 5	₩ ¥ 000 mV					
Pre-Cursor Po Pattern Amplitude (0-31)	Post-Cursor Total Current Pre-Cursor (0-63) (<= 32 mA) PreEmphasis (dB) Pr	Post-Cursor reEmphasis (dB) Squelch CDR Lock Polarity					
TX Channel 1 2^31 v 700 mV v 0 v 0	✓ 14 0	0 CH1 Positive Flip Polarity					
TX Channel 2 2^31 v 700 mV v 0 v 0	✓ 14 0	0 CH2 Positive Flip Polarity					
TX Channel 3 2^31 v 25 mV v 0 v 0	↓ 0.5 0	0 CH3 🗹 🔳 Positive Flip Polarity					
TX Channel 4 2^31 v 25 mV v 0 v 0	↓ 0.5 0	0 CH4 🗹 🔳 Positive Flip Polarity					
Insert PRBS Start BER Stop BER Single Error Cle	Insert PRBS Start BER Stop BER Single Error Clear BER Bit Error Count Time (d/hh/mm/ss/ms) Bit Error Rate CDR Lock Polarity						
RX Channel 1 2^31 V START STOP TX CH1 C	CLEAR 91356491744 0:00:00:17:1	124 0.51733 Positive Flip Polarity					
RX Channel 2 2^31 V START STOP TX CH2 CI	CLEAR 0 0:00:00:20:2	291 0.0E-12 Positive Flip Polarity					
RX Channel 3 2^31 V START STOP TX CH3 CI	CLEAR	0 Positive Flip Polarity					
RX Channel 4 2^31 V START STOP TX CH4 CI	CLEAR	0 Positive Flip Polarity					
Total Current Pattem Amplitude Pre-Cursor Post-Cursor (<= 32 mA) Squelch							
Clear     2^31     25 mV     0     v	0 v 0.5 5	Set All TX					
PRBS	PRBS BER Measurement Update Rate						
Clear 2^31 v Start All BER Stop All BER Inse	ert Single Error to All Clear All BER S	Set All RX 250 ms V					

Typical CA9808C QSFP+ 4 X 28 Gb/s Testing System Configuration:



### **Contact Information**

**United States:** 

#### UC INSTRUMENTS CORP.

3652 Edison Way

Fremont, CA 94538

USA

Tel: 1-510-366-7353

Fax: 1-510-795-1795

#### www.ucinstruments.com

Product specifications and descriptions in this documentation subject to change without notice.

Copyright @ 2008 UC INSTRUMENTS CORP.

July., 2018

72000020 V3.00

Product specifications and descriptions in this documentation subject to change without notice.

Copyright @ 2008-2018 UC INSTRUMENTS CORP.